Building an Open-Source Verilog Simulator with AI · HackerTrans