I really like your post and it's descriptness. I wanted to add that the apple core is doing 2+2 in some kind of dual socket configuration. The x1 by arm in a dual socket configuration would be similar performance. So it's there in the specs. Apple has arranged their implementation in some kind of funky 2+2 plus two plus two arrangement in the fan so if theirs failures it just becomes an apple a series chip.